讲义案例讲稿1_第1页
讲义案例讲稿1_第2页
讲义案例讲稿1_第3页
讲义案例讲稿1_第4页
讲义案例讲稿1_第5页
已阅读5页,还剩2页未读 继续免费阅读

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

1、EL6453 On Chip Debug On Chip Debug 2013 Polytechnic Institute of New York UniversityWhy on chip debug?FPGA designs are ing more complexDesigns are ing fasterDesign times are ing shorterDebugging and verification are more challengingDebugging and verification consume a significant portion of FPGA des

2、ign timeDebugging and verification need to be easier and integrated into the FPGA design flowOn chip Debug This technique provides the designers with the ability to debug their design in the target system, at target speed, at the VHDL RTL level.The VHDL for the device is read into a tool that automa

3、tically creates and inserts a small debug core into the device that probes internal signals. The debug core is created based on information from the designer about what signals are to be probed. The debug core communicates through the JTAG port on the device to an HDL debugger executing on a host pl

4、atform. The HDL debugger sends and receives data from the debug core and displays this data in context with an HDL for the design. Waveforms of the internal device can also be displayed, providing the ability to trace down problems in the design.Real World High Level Design FlowOn-Chip Debug - When

5、to useUse the On-Chip Debug software forVerification and debugInjecting short signal sequencesDo not use the On-Chip Debug software forA replacement for functional and/or timing simulations.Xilinx Chipscope CoresICON (Integrated Control) coreThis core controls up to 15 capture coresThe ICON core int

6、erfaces between the JTAG interface and the capture coresILA (Integrated Logic Analyzer) coreCapture core for HDL designsThe ILA core is a customizable logic analyzer core that can be used to monitor any internal signal of your design.Customizable number, width, and storage of trigger ports VIO (Virt

7、ual Input/Output) core Define and generate virtual I/O portsILA Core - FeaturesILA Core Features:Wide Trigger PortsEach trigger port can be up to 256 bits wideMultiple Trigger PortsEach ILA can have up to 16 trigger portsMultiple Match Units per Trigger PortEach trigger port can be connected up to 1

8、6 match units. Enables multiple comparisons to be performed on the trigger port signals.Boolean Equation Trigger ConditionMulti-Level Trigger SequencerChoice of Match Unit TypesChoice of Match Function Event CounterNote: Chipscope cores utilize FPGA ResourcesBlock RAM: trigger and data storageSlice l

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论