




版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领
文档简介
SPIandJTAG第1页SerialPeripheralInterface(SPI)Theserialperipheralinterface(SPI)allowstheMPC8272toexchangedatabetweenotherMPC8272chipstheMPC860theMC68360,theMC68302,theM68HC11andM68HC05microcontrollerEEPROMreal-timeclocksA/DconvertersISDNdevices.TheSPIisafull-duplex,synchronous,character-orientedchannelthatsupportsafour-wireinterface(receive,transmit,clockandslaveselect).8272SPIcontrollerSPIBRGBRGclockSPISELSPIMOSISPIMISOSPICLK第2页SPIasamasterdeviceGPIO第3页HowSPImasterworkCorewritedataintoTXbufferCoresetTXBD[R]PrepareoneormoreRxBDCoresetSPCOM[STR]DataoutonSPIMOSIDatainonSPIMISODatawrittenintoRxBufferThewholebuffersendout?ENDYESNO第4页SPIasslavedevice8272SPICLKSPICLKSPISEL#SPISEL#SPIMOSISPIMISOSPIMISOSPIMOSINotaGPIOSPISlaveSPImaster第5页HowSPIslaveworkCorewritedataintoTXbufferCoresetTXBD[R]PrepareoneormoreRxBDCoresetSPCOM[STR]DataoutonSPIMOSIDatainonSPIMISODatawrittenintoRxBufferTheTxbuffersendoutorRxbufferisfull?InterruptYESSPISEL#isassertedNOYESYES第6页SPIworksinmulti-mastermode第7页SPIclocklimitationAsmaster,maximumclockrateis¼systemclock.Asslave,maximumclockrateis1/2systemclock.ThemaximumsustaineddataratethattheSPIsupportsisSYSTEMCLK/50.However,theSPIcantransferasinglecharacteratmuchhigherrates—SYSTEMCLK/4inmastermodeandSYSTEMCLK/2inslavemode.Gapsshouldbeinsertedbetweenmultiplecharacterstokeepfromexceedingthemaximumsustaineddatarate.第8页SPImemorystructure
SPIconfigurationregistersresideinDPRAMfromIMMR+0x11AA0toIMMR+0x11AA8
SPIparameterRAMpointerisprogrammedinIMMR+0x89FC.第9页SPIModeRegister(SPMODE)(1/2)第10页SPIModeRegister(SPMODE)(2/2)
第11页SPIcommandregister(SPCOM)andSPIcommands(CPCR)
SPCOM[STR]:Starttransmit.STRisclearedautomaticallyafteronesystemclockcycle.
INITTXPARAMETERS:InitializesalltransmitparametersintheparameterRAMtotheirresetstateandshouldbeissuedonlywhenthetransmitterisdisabled.CloseRXBD:ForcestheSPIcontrollertoclosethecurrentRxBDandusethenextBDforsubsequentlyreceiveddata.Ifthecontrollerisnotreceivingdata,noactionistaken.Usethiscommandtoextractdatafromapartiallyfullbuffer.INITRXPARAMETERS:InitializesallreceiveparametersintheparameterRAMtotheirresetstate.Shouldbeissuedonlywhenthereceiverisdisabled.INITRXandTXPARAMETERS:TheINITTXANDRXPARAMETERScommandcanalsobeusedtoresetboththeTxandRxparameters.第12页SPIparameterRAM(1/2)第13页SPIparameterRAM(2/2)第14页SPImasterinitializationexample(1/2)1.ConfigureportDtoenableSPIMISO,SPIMOSI,SPICLKandSPISEL.2.ConfigureaparallelI/OsignaltooperateastheSPIselectoutputsignalifneeded.3.Inaddress0x89FC,assignapointertotheSPIparameterRAM.4.WriteRBASEandTBASEintheSPIparameterRAMtopointtotheRxBDandTxBDtablesinthedual-portRAM.AssumingoneRxBDfollowedbyoneTxBDatthebeginningofthedual-portRAM,writeRBASEwith0x0000andTBASEwith0x0008.5.WriteRFCRandTFCRwith0x10fornormaloperation.6.WriteMRBLRwiththemaximumnumberofbytesperRxbuffer.Forthiscase,assume16bytes,soMRBLR=0x0010.7.InitializetheRxBD.AssumetheRxbufferisat0x0000_1000inmainmemory.Write0xB000toRxBD[StatusandControl],0x0000toRxBD[DataLength](optional),and0x0000_1000toRxBD[BufferPointer].第15页SPImasterinitializationexample(1/2)
8.InitializetheTxBD.AssumetheTxbufferisat0x0000_2023inmainmemoryandcontainsfive8-bitcharacters.Write0xB800toTxBD[StatusandControl],0x0005toTxBD[DataLength],and0x0000_2023toTxBD[BufferPointer].9.ExecutetheINITRXANDTXPARAMETERScommandbywriting0x2541_0000toCPCR.10.Write0xFFtoSPIEtoclearanypreviousevents.11.Write0x37toSPIMtoenableallpossibleSPIinterrupts.12.Write0x0370toSPMODEtoenablenormaloperation(notloopback),mastermode,SPIenabled,8-bitcharacters,andthefastestspeedpossible.13.SetSPCOM[STR]tostartthetransfer.第16页JTAGsignalsTCKAtestclockinputtosynchronizethetestlogicTMSAtestmodeselectinput(withaninternalpull-upresistor)thatissampledontherisingedgeofTCKtosequencetheTAPcontroller’sstatemachineTDIAtestdatainput(withaninternalpull-upresistor)thatissampledontherisingedgeofTCKTDOAdataoutputthatcanbethree-statedandactivelydrivenintheshift-IRandshift-DRcontrollerstates.TDOchangesonthefallingedgeofTCKTRSTAnasynchronousresetwithaninternalpull-upresistorthatprovidesinitializationoftheTAPcontrollerandotherlogicrequiredbythestandard第17页HowtoconnectadebuggerbyJTAG/COPCOP/JTAGportconnectorBoard16wiresflatcableEthernet/parallel/USB/RS232debuggerHost第18页HowtohandletheJTAGpinsinschematic1TDOTestDataOutNone2QACKQuiescentAcknowledgementQACKisnotbroughtoutoftheG2core.LeaveunconnectedtiedirectlytoGND.3TDITestDataInAdd10Kpull-uptoVDDH=3.3V.4TRSTTestResetConnecttoMPC8260TRSTsignal.Adda1Kpull-downtoGND.ThisisdoneinsidethechipbyconnectingTRSTtoPORESET.5QREQQuiescentRequestMaybeoptionallyconnectedtoMPC8260QREQsignal.Add10Kpull-uptoVDDH=3.3Vinallcases.6V3.3I/OPowerSupplyConnecttoMPC8260I/OVoltageVDDHthrougha1Kcurrentlimitingresistor7TCKTestClockAdd10Kpull-uptoVDDH=3.3V.8,10N.C.NoConnectLeaveunconnected.9TMSTestModeSelectAdd10Kpull-uptoVDDH=3.3V.11SRESETSoftResetConnecttotheSRESETandHRESETsignalsontheMPC8260usingopencircuitgates.RefertoSection1.8.1,“MergingResetSignals”13HRESETHardReset14“KEY”MechanicalKeyingPinshouldberemoved.15CKSTP_OUTCheckStopOutputAdd10Kpull-uptoVDDH=3.3V.12,16GNDSystemGroundPlaneConnecttodigitalground.TRSTnotpulleddown–FailtobootupTRSTpulleddownby510ohmresistor–FailtoconnectwithdebuggerTDIpu
温馨提示
- 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
- 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
- 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
- 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
- 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
- 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
- 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
最新文档
- 野生植物保护与生态环境监管考核试卷
- 稀有金属表面改性技术考核试卷
- 行政组织理论解题思路与2025年试题及答案
- 酒店餐饮服务的智能化技术应用考核试卷
- 激发学习兴趣的计算机四级软件测试试题及答案
- 软件测试和代码质量的关系试题及答案
- 软件测试工程师的职责考察试题及答案
- 公路工程审计与合规问题分析试题及答案
- 数据安全防护的策略与技术研究试题及答案
- 行政组织治理理念试题及答案
- 安徽宣城郎溪开创控股集团有限公司下属子公司招聘笔试题库2025
- 2025届江苏省高三高考科研卷语文试题及参考答案
- 统编版语文六年级下册古诗词诵读考点巩固 期末复习专用课件
- 中小学期末考试总动员主题班会
- 核聚变:人类终极能源的钥匙646mb
- 糖尿病急性并发症的识别及处理课件
- 智能教育技术驱动的个性化学习路径优化研究
- 国家公职人员应知应会法律知识300题(单选)含答案
- 2025江西中考:化学高频考点
- 基层治理现代化视角下“枫桥经验”的实践路径与创新研究
- 通信光缆租用协议合同书
评论
0/150
提交评论