The Non–Inverting Buffer:非–反相缓冲器_第1页
The Non–Inverting Buffer:非–反相缓冲器_第2页
The Non–Inverting Buffer:非–反相缓冲器_第3页
The Non–Inverting Buffer:非–反相缓冲器_第4页
The Non–Inverting Buffer:非–反相缓冲器_第5页
已阅读5页,还剩3页未读 继续免费阅读

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

1、.The NonInverting BufferWe now spend some time investigating useful circuit elementsthat do not directly implement Boolean functions.The first element is the noninverting buffer.This is logically equivalent to two NOT gates in a row.There are engineering differences between the two, most notably tha

2、t thenoninverting buffer delays the signal less than a chain of two NOT gates.This is best considered a “voltage adjuster”.A logic 1 (voltage in the range 2.0 5.0 volts) will be output as 5.0 volts.A logic 0 (voltage in the range 0.0 0.8 volts) will be output as 0.0 volts.Gate DelaysThe output of a

3、circuit element does not change instantaneously with the input, but only after a delay time during which the circuit processes the signal.This delay interval, called “gate delay” is about 10 nanoseconds for most simple TTL circuits and about 25 nanoseconds for TTL FlipFlops.The simplest example is t

4、he NOT gate.Here is a trace of the input and output. Note that the output does not reflect the input until one gate delay after the input changes.For one gate delay time we have both X = 1 and Y = 1.Delay CircuitsFor some advanced designs, it is desirable to delay a signal by a fixed amount.One simp

5、le circuit to achieve this effect is based on the Boolean identity.A circuit to implement this delay might appear as follows.Here is the time trace of the input and output.The Pulse GeneratorThis circuit represents one important application of the gate delay principle.We shall present this circuit n

6、ow and use it when we develop flipflops.This circuit, which I call a “pulse generator”, is based on the Boolean identity.Here is the circuitHere is a time plot of the circuits behavior.The pulse is due to the fact that for 1 gate delay, we have both X = 1 and Y = 1.This is the time it takes the NOT

7、gate to respond to its input and change Y.The TriState BufferSome time ago, we considered relays as automatic switches.The tristate buffer is also an automatic switch.Here are the diagrams for two of the four most popular tristate buffers.An enabledlow buffer is the same as an enabledhigh buffer wit

8、h a NOT gate.What does a tristate buffer do when it is enabled?What does a tristate buffer do when it is not enabled?What is this third state implied by the name “tristate”?An EnabledHigh TriState BufferConsider an enabledhigh tristate buffer, with the enable signal called “C”.When C = 1, the buffer

9、 is enabled.When C = 0, the buffer is not enabled.What does the buffer do?The buffer should be considered a switch. When C = 0, there is no connection between the input A and the output F. When C = 1, the output F is connected to the input A via what appears to be a noninverting buffer.Strictly spea

10、king, when C = 0 the output F remains connected to input A, but through a circuit that offers very high resistance to the flow of electricity. For this reason, the state is often called “high impedance”, “impedance” being an engineers word for “resistance”.What is This Third State?Consider a light a

11、ttached to a battery. We specify the battery as 5 volts,due only to the fact that this course is focused on TTL circuitry.0 volts to lampThird state5 volts to lampWhen the switch is closed and the lamp is connected to the battery, thereis a voltage of +5 volts on one side, 0 volts on the other, and

12、the lamp is on.In the case at left, both sides of the lamp are connected to 0 volts.Obviously, it does nothing.The middle diagram shows the third state. The top part of the lamp is not directly connected to either 0 volts or 5 volts.In this third state, the lamp is not illuminated as there is no pow

13、er to it.This is similar to the state in which the top is set to 0 volts, but not the same.Understanding TriState BuffersThe best way to understand a tristate buffer is to consider this circuit.When C = 0The top buffer is outputting the value of A (logic 0 or logic 1)The bottom tristate buffer is not active.F = AWhen C = 1The top tristate buffer is not active.The bottom buffer is outputting the value of B.F = BDue to the

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论