Digital Logic Circuits 数字逻辑电路知到智慧树章节测试课后答案2024年秋南京理工大学_第1页
Digital Logic Circuits 数字逻辑电路知到智慧树章节测试课后答案2024年秋南京理工大学_第2页
Digital Logic Circuits 数字逻辑电路知到智慧树章节测试课后答案2024年秋南京理工大学_第3页
Digital Logic Circuits 数字逻辑电路知到智慧树章节测试课后答案2024年秋南京理工大学_第4页
Digital Logic Circuits 数字逻辑电路知到智慧树章节测试课后答案2024年秋南京理工大学_第5页
已阅读5页,还剩18页未读 继续免费阅读

下载本文档

版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领

文档简介

DigitalLogicCircuits数字逻辑电路知到智慧树章节测试课后答案2024年秋南京理工大学第一章单元测试

Thenumberofvaluesthatcanbeassignedtoabitare(

)

A:three

B:one

C:ten

D:two

答案:two

Comparedtoanalogsystems,digitalsystems(

)

A:canhandlemuchhigherpower

B:

alloftheabove

C:

canrepresentaninfinitenumberofvalues

D:arelesspronetonoise

答案:arelesspronetonoise

Thetermbitmeans(

)

A:binarydigit

B:

bothanswers(b)and(c)

C:asmallamountofdata

D:a1ora0

答案:

bothanswers(b)and(c)

Aquantityhascontinuousvalueis(

)

A:ananalogquantity

B:anaturalquantity

C:abinaryquantity

D:adigitalquantity

答案:ananalogquantity

VerilogHDLisa(

)

A:computerlanguage

B:

hardware

C:logicdevice

D:programminglogicdevice

答案:computerlanguage

Acategoryofdigitalintegratedcircuitshavingfunctionsthatcanbealteredisknownasfixed-functionlogic.

A:对B:错

答案:错Dataareinformationonlyinnumeric.

A:对B:错

答案:错Twobroadtypesofdigitalintegratedcircuitsarefixed-functionandprogrammble.

A:对B:错

答案:对Thenonrecurringengineering(NRE)costforanASICdesignisnormallylow.

A:对B:错

答案:错Thereisan“invalid”regionbetweentheinputrangesforlogic0andlogic1

A:错B:对

答案:对

第二章单元测试

Forthebinarynumber10000,theweightofthecolumnwiththe1is(

)

A:16B:10C:

4

D:8

答案:16The2’scomplementof1000is(

)

A:0111B:1001C:1000D:1010

答案:1000Thefractionalbinarynumber0.11hasadecimalvalueof(

)

A:

¼

B:¾

C:noneoftheabove

D:

½

答案:¾

Thenumber1100inBCDis(

)

A:

equaltodecimaleight

B:invalid

C:equaltodecimalten

D:equaltodecimaltwelve

答案:invalid

Anexampleofanunweightedcodeis(

)

A:binary

B:decimal

C:BCD

D:Graycode

答案:Graycode

Anexampleofanalphanumericcodeis(

)

A:ASCII

B:CRC

C:hexadecimal

D:BCD

答案:ASCII

Theoverflowoccurswhenaddingthefollowing8-bittwo’scomplementnumber:01011101+00110001

A:错B:对

答案:对TheoverflowdoesNOToccurwhenaddingthefollowing8-bittwo’scomplementnumber:10111111+11011111

A:错B:对

答案:对Ingeneral,weneedatmostbitstoexpresstheproductwhenmultiplyingann-bitnumberbyanm-bitnumber.

A:对B:错

答案:错Anadditionoverflowsiftheaddends’signsarethesamebutthesum’ssignisdifferentfromtheaddends’.

A:错B:对

答案:对

第三章单元测试

TheBooleanexpressionA

.

1isequalto(

).

A:A

B:0C:BD:1

答案:A

TheBooleanexpressionA

+1isequalto(

).

A:1B:BC:AD:0

答案:1TheBooleanequationAB+AC=A(B+C)illustrates(

)

A:

thecommutativelaw

B:

theassociativelaw

C:DeMorgan’stheorem

D:thedistributionlaw

答案:thedistributionlaw

Theassociativelawforadditionisnormallywrittenas(

)

A:AB=BA

B:A+AB=A

C:

(A+B)+C

=A

+(B+C)

D:A+B=B+A

答案:

(A+B)+C

=A

+(B+C)

ABooleanexpressionthatisinstandardSOPformis(

)

A:haseveryvariableinthedomainineveryterm

B:containsonlyoneproductterm

C:theminimumlogicexpression

D:noneoftheabove

答案:haseveryvariableinthedomainineveryterm

AdjacentcellsonaKarnaughmapdifferfromeachotherby

A:threevariables

B:answerdependsonthesizeofthemap

C:twovariables

D:

onevariable

答案:

onevariable

SOPstandardformisusefulforconstructingtruthtablesorforimplementinglogicinPLDs.

A:错B:对

答案:对LogicsimplificationisstillusefulinnowadaysFPGAdesigns.

A:对B:错

答案:错Insynthesis,anetlistwillbegeneratedtodescribethecircuitcompletely.

A:对B:错

答案:对InFPGAdesign,thestepthat“maps”thedesignfromthenetlisttofitittoatargetdeviceisknownas"programming".

A:对B:错

答案:错

第四章单元测试

The74138decodercanalsobeusedas(

).

A:

aMUX

B:

anencoder

C:noneoftheabove

D:aDEMUX

答案:aDEMUX

Assumeyouwanttodecodethebinarynumber0011withanactive-LOWdecoder.Themissinggateshouldbe(

).

A:anORgate

B:

anANDgate

C:aNORgate

D:aNANDgate

答案:aNANDgate

Toexpanda2-bitparalleladdertoa4-bitparalleladder,youmust(

).

A:usetwo2-bitaddersandconnectthesumoutputsofonetothebitinputsoftheother

B:usetwo2-bitadderswithnointerconnections

C:usefour2-bitadderswithnointerconnections

D:usetwo2-bitadderswiththecarryoutputofoneconnectedtothecarryinputoftheother

答案:usetwo2-bitadderswiththecarryoutputofoneconnectedtothecarryinputoftheother

Ifanhex-to-binarypriorityencoderhasits0,3,6,and14inputsattheactivelevel,theactive-HIGHbinaryoutputis(

).

A:0011

B:0110

C:1110

D:0000

答案:1110

ThecontinuousassignmentassignOUT=

select?A:B;specifiestheconditionthatOUT=

()

ifselect=

1,elseOUT=

()

ifselect=

0.

A:

0,1

B:B,A

C:1,0

D:

A,B

答案:

A,B

Considertheinitial

blockinthefollowing:initialbeginA=0;B=0;#10A=1;#20A=0;B=1;EndThenatt=30,Ais

changedto(

)andBto(

).

A:1,0

B:

1,1

C:0,0

D:0,1

答案:0,1

Theinitialstatementexecutesonlyonce,startingfrom

simulationtime0,andmaycontinuewithanyoperationsthataredelayedbyagiven

numberoftimeunits.

A:错B:对

答案:对InVerilogHDL,thedefinitionsofmodulesareallowedtobenested.

A:错B:对

答案:错ThevaluezrepresentsanunknownlogicvalueinVerilogHDL.

A:错B:对

答案:错InVerilogHDL,~(1010)is(0101),and!(1010)is0.

A:对B:错

答案:对

第五章单元测试

TheoutputofaDlatchwillnotchangeif(

).

A:

theoutputisLOW

B:alloftheabove

C:DisLOW

D:Enableisnotactive

答案:Enableisnotactive

TheDflip-flopshownwill(

).

A:toggleonthenextclockpulse

B:latchonthenextclockpulse

C:setonthenextclockpulse

D:resetonthenextclockpulse

答案:toggleonthenextclockpulse

FortheJ-Kflip-flopshown,thenumberofinputsthatareasynchronousis(

).

A:3B:1C:4D:2

答案:2AssumetheoutputisinitiallyHIGHonaleadingedgetriggeredJ-Kflipflop.Fortheinputsshown,theoutputwillgofromHIGHtoLOWonwhichclockpulse?

A:1B:2C:3D:4

答案:3Thetimeintervalillustratediscalled(

).

A:tPLH

B:holdtime

C:tPHL

D:set-uptime

答案:tPLH

TheadvantageofdynamicRAMoverstaticRAMisthat(

).

A:itdoesnotrequirerefreshingB:itismuchfasterC:itissimplerandcheaperD:alloftheabove

答案:itissimplerandcheaperAnasynchronous

resetsignalwilloverridetheclockonaFF.

A:对B:错

答案:对InVerilogHDL,aninitialbehavioralstatementexecutesonlyonce.

A:对B:错

答案:对InaMoore

model,theoutputsofthesequentialcircuitarenotsynchronizedwiththe

clock.

A:错B:对

答案:错TheoutputoftheMealy

machineisthevaluethatispresentimmediatelybeforethe

activeedgeoftheclock.

A:错B:对

答案:对

第六章单元测试

TocauseaDflip-floptotoggle,connectthe(

).

A:clocktotheD

input

B:C:clocktothepresetinput

D:

Q

outputtotheD

input

答案:A4-bitbinarycounterhasaterminalcountof(

).

A:15B:10C:4D:16

答案:15Assumetheclockfora4-bitbinarycounteris80kHz.Theoutputfrequencyofthefourthstage(Q3)is(

).

A:5kHz

B:10kHz

C:20kHz

D:320kHz

答案:5kHz

A4-bitparallel-in/parallel-outshiftregisterwillstoredatafor(

).

A:2clockperiods

B:4clockperiods

C:3clockperiods

D:1clockperiod

答案:1clockperiod

AnadvantageofaringcounteroveraJohnsoncounteristhattheringcounter(

).

A:allowsonlyonebittochangeatatime

B:isself-decoding

C:isclearedaftereachcycle

D:hasmorepossiblestatesforagivennumberofflip-flops

答案:isself-decoding

Apossiblesequencefora4-bitringcounteris(

).

A:…1111,1110,1101…

B:…0000,0001,0010…

C:

…0001,0011,0111…

D:

…1000,0100,0010…

答案:

…1000,0100,0010…

Adivide‐by‐N-counterisacounterthatgoesthrougharepeated

sequenceofNstates,anditisalsoknownasamodulo‐Ncounter.

A:对B:错

答案:对Forcounterswithunusedstates,itisnecessarytoensurethatthecircuiteventuallygoesintooneofthevalidstatessothatitcanresumenormaloperation.

A:错B:对

答案:对Fortransmission,datafromaUARTissentin

synchronousparallelform.

A:错B:对

答案:错Themaximummodulusofacounteris,

wherenisthenumberofstages(flip-flops)inthecounter.

A:对B:错

答案:错

第七章单元测试

StaticRAMis(

).

A:nonvolatilereadonlymemory

B:volatileread/writememory

C:volatilereadonlymemory

D:

nonvolatileread/writememory

答案:volatileread/writememory

Anonvolatilememoryisonethat(

)

A:

requiresaclock

B:

retainsdatawithoutpowerapplied

C:mustberefreshedregularly

D:alloftheabove

答案:

retainsdatawithoutpowerapplied

TheadvantageofdynamicRAMoverstaticRAMisthat(

).

A:alloftheabove

B:itdoesnotrequirerefreshing

C:itismuchfaster

D:itissimplerandcheaper

答案:itissimplerandcheaper

A4-bitparallel-in/parallel-outshiftregisterwillstoredatafor(

).

A:1clockperiod

B:2clockperiodC:4clockperiodD:3clockperiod

答案:1clockperiod

WhendataisreadfromRAM,thememorylocationis(

).

A:settoall1’safterthereadoperation

B:clearedafterthereadoperation

C:destroyed

D:unchanged

答案:unchanged

Thefirststepinareadorwriteoperationforarandomaccessmemoryisto(

).

A:startarefreshcycle

B:

sendorobtainthedata

C:placeavalidaddressontheaddressbus

D:enablethememory

答案:placeavalidaddressontheaddressbus

AddressmultiplexingcanreducethenumberofpinsintheICpackage.

A:对B:错

答案:对OneofthemajorapplicationsofSRAMsisincachememoriesincomputers.

A:对B:错

答案:对RAMisusedinacomputerto

storetheBIOS(BasicInput/Output

System.

A:对B:错

答案:错Memoryexpansion

isaccomplishedbyaddinganappropriatenumberofmemorychipstotheaddress,data,

andcontrolbuses.

A:对B:错

答案:对

第八章单元测试

Thenumberofcomparatorsrequiredina10-bitflashADCis(

).

A:511

B:4095

C:1023

D:255

答案:1023

Ifananti-aliasingfilterisnotusedindigitizingasignaltherecoveryprocess(

)

A:mayincludealiassignals

B:isslowed

温馨提示

  • 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
  • 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
  • 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
  • 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
  • 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
  • 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
  • 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

评论

0/150

提交评论