![Verilog测试平台的简介(Testbenches)_第1页](http://file4.renrendoc.com/view/0e1b44280e5b9e52293153d7565061e7/0e1b44280e5b9e52293153d7565061e71.gif)
![Verilog测试平台的简介(Testbenches)_第2页](http://file4.renrendoc.com/view/0e1b44280e5b9e52293153d7565061e7/0e1b44280e5b9e52293153d7565061e72.gif)
![Verilog测试平台的简介(Testbenches)_第3页](http://file4.renrendoc.com/view/0e1b44280e5b9e52293153d7565061e7/0e1b44280e5b9e52293153d7565061e73.gif)
![Verilog测试平台的简介(Testbenches)_第4页](http://file4.renrendoc.com/view/0e1b44280e5b9e52293153d7565061e7/0e1b44280e5b9e52293153d7565061e74.gif)
![Verilog测试平台的简介(Testbenches)_第5页](http://file4.renrendoc.com/view/0e1b44280e5b9e52293153d7565061e7/0e1b44280e5b9e52293153d7565061e75.gif)
版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领
文档简介
Chapter15:IntroductiontoVerilogTestbenchesObjectivesInthissection,youwilllearnaboutdesigningatestbench:CreatingclocksIncludingfilesStrategicuseoftasksandconcurrentstatementsControllingandobservingthedesignReportingwarningsanderrorsTheSimulationEnvironmentThisisasimplifiedpictureoftheoverallsimulationenvironment.Thissectionconcentratesontestbenchdevelopmentstrategies.designsourcemodellibrariestestbenchsourcefileinput:stimulus,responsesimulatorcompilesimulatefileoutput:testpats,reportsCreatingClocksExample1Youcandefinetheclockineitherthedesignoritstestbench.Youcandefinetheclockeitherbehaviorallyorstructurally.Hereareexamplesofasymmetricclock:0103050clkregclk;alwaysbegin#10clk=1;#10clk=0;endregstart;nand#10(clk,clk,start);initialbeginstart=0;#10start=1;endCreatingClocksExample2Hereareexamplesofasymmetricclockwithdelayedstartup:0204060clkregclk;initialbegin#20clk=1;foreverbegin
#10clk=0;
#10clk=1;endendregstart;nand#10(clk,clk,start);initialbegin#10start=0;#10start=1;endCreatingClocksExample3Hereareexamplesofanasymmetricclockwithdelayedstartup:0204060clkregclk;initialbegin#20clk=1;foreverbegin
#5
clk=0;
#15clk=1;endendregstart;nand#(15,5)(clk,clk,start);initialbegin#5
start=0;#15start=1;endDesigningYourTestbenchYoucanmakeyourtestbenchassimpleorascomolexasyouwant.Acomolextestbenchwouldperformresponseberifivation“on-the-fly”.controldesigncontrolobservedesignsophisticatedtestbenchsimpletestbenchUsingIncludeFilesUse`includefilestoensureproject-wideconsistencyofcommonsource.`include“defines.inc”moduleclkgen(clk);outputclk;reg
clk;alwaysbegin#(`PERIOD/2)clk=0;
#(`PERIOD/2)clk=1;endinitialbegin#(`TIMEOUT)$display(“TIMEOUTERROR”);$finish;endendmodule//defines.inc`timescale1ns/10ps`definePERIOD20`defineTIMEOUT10000000UsingVerilogTasksUseVerilogtasksinyourtestbenchtoencapsulaterepeatedoperations.clkdata_validdata_readdata_readtaskcpu_read;begin#30data_valid=1;wait(data_read==1);#20cpu_data=data_in;wait(data_read==0);#20cpu_data=8`hzz;#30data_valid=0;endendtaskUsingConcurrentStatementsUsefork-joinblocksinyourtestbenchtoconcurrentlyactivateparalleltasks.initializemonitorexecuteforkjoinmoduleinline_tb;//declarevariables//instantiatedesignsinitialbegininitialize_design;forkmonitor_data;monitor_error;monitor_timeout;run_test;joinendendmoduleApplyingStimulusSomecommonstimulusapplicationtechniquesinclude:In-linestimulus,appliedfromaninitialblockStimulusappliedfromalooporalwaysblockStimulusappliedfromanarrayofvectorsorintegersStimulusthatisrecordedduringonesimulationandplayedbackinanothersimulationIn-LineStimulusIn-linestimulushasthefollowingcharacteristics:YoulistthevariablesonlywhentheirvalueschangeYoucaneasilydefinecomplextimingrelationshipsbetweensignalsThetestbenchcanbecomeverylongfortestsofrealdesignsmoduleinline_tb;wire[7:0]results;
reg[7:0]data_bus,addr;DUTu1(results,data_bus,addr);initialfork#10addr=8`h01;#10data_bus=8`h23;#20data_bus=8`h45;#30addr=8`h67;#30data_bus=8`h89;#40data_bus=8`hAB;#45$finish;joinendmoduleStimulusFromLoopsStimulusappliedfromaloophasthefollowingcharacteristics:ForeachiterationyouassignanewstimulusvectorThetimingrelationshipsbetweensignalsareregularinnatureThetestbenchiscompactmoduleloop_tb;
wrie[7:0]response;
reg[7:0]stimulus;
regclk;integeri;DUTu1(response,stimulus);
inititialclk=0;alwaysbegin#10clk=1;#10clk=0;endinitialbeginfor(i=0;i<=255;i=i+1)@(negedgeclk)stimulus=i;#20$finish;endendmoduleStimulusFromArraysStimulusappliedfromanarrayhasthefollowingcharacteristics:YoucanloadthestimulusfromadatafiledirectlyintothearrayForeachiterationyoureadanewstimulusvectorfromthearraymodulearray_tb;wire[7:0]response;
reg[7:0]stimulus,stim_array[0:15];integeri;DUTu1(response,stimulus);initialbegin$readmemb(“datafile”,stim_array);for(i=0;i<=15;i=i+1);#20stimulus=stim_array[i];#20$finish;endendmoduleVectorCaptureandPlaybackYoucancapturemanufacturingtestvectorsattheboundaryofadevicemodel.parameterperiod=20wire[7:0]response;reg[7:0]stimulus;DUTu1(response,stimulus);alwaysapply(stimulus);alwaysverify(response);taskcapture_tb;integerMCDR,MCDS;beginMCDR=$fopen(“response.dat”);if(!MCDR)$finish;MCDS=$fopen(“stimulus.dat”);if(!MCDS)$finish;forever@(posedgeclk)#(period-1)begin$fdisplayb(MCDR,“%b”,response);$fdisplayb(MCDS,“%b”,stimulus);end
endendtaskVectorCaptureandPlaybackYoucanplaybackthesavedstimulusandresponsevectors.parameterMAX_VECTOR=255;wire[7:0]response;reg[7:0]stimulus,stim_array[0:255],resp_arry[0:255];DUTu1(response,stimulus);taskplayback_tb;integerMCDR,MCDS,i;begin$readmemb(“response.dat”,resp_array);
$readmemb(“stimulus.dat”,stim_array);@(negedgeclk)//synchronizetoinactiveclockstimulus=stim_array[0];//apply1ststimulusfor(i=0;i<=MAX_VECTOR;i=i+1)@(negedgeclk)beginif(response!==resp_array[i])begin//checkresponse$display(“ERROR:responseis%b,shouldbe%b”,response,resp_array[i],“\nTESTFALLED”);$finish;endif(i==MAX_VECTOR)begin$display(“TESTPASSED”);$finish;endstimulus=stim_array[i+1];//applynextstimulusendendendtaskForcingStimulusYoucanmaketwotypesofproceduralcontinuousassignments:Youcanassignanddeassign
aregister
assign<lvalue>=<expression>
Thisoverridesanyproceduralassignmenttotheregisterinitialbegin
#10assigntop.dut.fsm1.state_reg=`init_state;
#20deassigntop.dut.fsm1.state_reg;
endYoucanforceandreleasearegisterornet
Thisoverridesalldriversofthesignalinitialbegin
#10forcetop.dut.counter.scan_reg.q=0;
#20releasetop.dut.counter.scan_reg.q;
endReportingWarningsandErrorsUsefileoutputsystemtaskstoreporterrorsandwarnings.Amoresophisticatedtestbenchwould:ReportanerrortoacentralizederrorhandlerModifythetestflow,dependingupontheerrorsencounteredMaintainerrorstatistics,andreportthemattheendofthetesttaskpar_err_task;forever@(posedgepar_err)err_handle_task(`NONFATAL,`PARITY);endtasktaskcor_err_task;forever@(posedgecor_err)err_handle_task(`NONFATAL,`CORRECTABLE);endtaskSummaryInthissection,youlearnedaboutdesigningatestbench:CreatingclocksIncludingfilesStrategicuseoftas
温馨提示
- 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
- 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
- 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
- 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
- 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
- 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
- 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
最新文档
- 【正版授权】 ISO/TR 23652:2024 EN Nanotechnologies - Considerations for radioisotope labelling methods of nanomaterials for performance evaluation
- 【正版授权】 ISO 4064-1:2024 EN Water meters for cold potable water and hot water - Part 1: Metrological and technical requirements
- 包露与配偶2025年度离婚经济补偿及赡养费协议
- 2025年度太阳能光伏发电系统设计与施工总承包协议
- 2025年度环境安全监测与治理服务合同协议
- 班级体育活动的组织与安排计划
- 库存分析对仓库决策的支持计划
- 急诊呼吸机使用规范与管理计划
- 提高团队创新力的工作总结计划
- 2025年建筑铝挤压材项目建议书
- 氮化硅结构与性能
- 性病实验室检测与质量管理
- 血液透析应急流程图+
- 监狱服装加工企业开展全面
- 京东考试答案参考
- 建筑施工图-剖面图
- 我国动车组各型车辅助供电分析与比较
- 标书密封条格式模版(共19页)
- 小学一年级硬笔书法入门(课堂PPT)
- SMT车间温湿度点检记录表
- 毕赤酵母发酵手册
评论
0/150
提交评论